TOSHIBA MOS MEMORY PRODUCT 262,144 WORD × 1 BIT DYNAMIC RAM N-CHANNEL SILICON GATE MOS TMM41256P/T-12 TMM41256P/T-15

DESCRIPTION

The TMM41256P/T is the new generation dynamic RAM organized 262,144 words by 1 bit, it is successor to the industry standard TMM4164AP.

The TMM41256P/T utilizes TOSHIBA's N-channel Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user.

Multiplexed address inputs permit the TMM-

FEATURES

- 262,144 words by 1 bit organization
- Fast access time and cycle time

DEVICE	tRAC	^t CAC	t _{RC}
TMM41256P/T-12	120 ns	60 ns	220 ns
TMM41256P/T-15	150 ns	75 ns	260 ns

- Single power supply of 5V \pm 10% with a built-in V_{BB} generator
- Low Power:

330mW Operating (MAX.) (TMM41256P/T-12) 275mW Operating (MAX.) (TMM41256P/T-15) 28mW Stand by (MAX.)

PIN CONNECTION (TOP VIEW)



PIN NAMES

$A_0 \sim A_8$	Address Inputs
CAS	Column Address Strobe
D _{IN}	Data In
DOUT	Data Out
RAS	Row Address Strobe
WRITE	Read/Write Input
Vcc	Power (+5V)
V _{SS}	Ground

41256P/T to be packaged in a standard 16 pin plastic DIP and 18 pin plastic leaded chip carrier. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features include single power supply of 5V \pm 10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, RAS-only refresh, Hidden refresh, and Page Mode capability.
- All inputs and output TTL compatible
- 256 refresh cycles/4ms
- Package

Plastic DIP	:	IMM41256P
Plastic Leaded Chip Carrier	:	TMM41256T

-o V cc

BLOCK DIAGRAM



— A-3 —

ABSOLUTE MAXIMUM MATIGS

ITEM	SYMBOL	RATING	UNITS .	NOTES
Input and Output Voltage	VIN, VOUT	-1 ~ 7	V	1
Power Supply Voltage	V _{CC}	-1 ~ 7	V	1
Operating Temperature	T _{OPR}	0~70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature · Time	TSOLDER	260 · 10	°C · sec	1
Power Dissipation	PD	600	mW	1
Short Circuit Output Current	Ιουτ	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta = $0 \sim 70^{\circ}$ C)

SYMBOL	PARAMETER	MIN.	ТҮР	MAX.	UNITS	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
VIH	Input High Voltage	2.4	_	6.5	V	2
VIL	Input Low Voltage	-1.0	_	0.8	V	2

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER		MIN.	MAX.	UNITS	NOTES
OPERATING CURRENT I _{CC1} Average Power Supply Operating Current (RAS, CAS Cycling: t _{BC} = t _{BC} MIN.)	OPERATING CURRENT	IMM41256P 1-12	_	60		
	TMM41256P T-15	-	50	- mA	3,4	
lcc2	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V _{IH})			5	mA	
	REFRESH CURRENT	IMM41256P 1-12		45		2
I _{CC3} Average Power Supply Current, Refresh Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: t _{RC} = t _{RC} MIN.)	TMM41256P/T-15	-	40	⊣ mA	3	
PAGE MODE CURRENT ICC4 Average Power Supply Current, Page Mode (RAS = VII, CAS Cycling : tpc = tpc MIN.)	TMM41256P T-12		45	- mA		
	TMM41256P 1-15	_	40		3,4	
Ι _{Ι(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($OV \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test = OV)		-10	10	μA	
l _{O(L)}	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $OV \leq V_{OUT} \leq +5.5V$)		-10	10	μΑ	
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} = -5mA)		2.4	_	V	
VOL	OUTPUT LEVEL Output '1' '1 evel Voltage (lour = 4 2mA)		_	0.4	V	

ELECTRIAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Vcc = 5V±10%, Ta=0~70C) (Notes 5, 6, 7)

	PARAMETER	TMM41256P /T-12		TMM41256P T-15		[]] [] [] [] [] [] [] [] [] [[
SYMBOL		MIN	ΜΔΧ	MIN	ΜΔΧ	UNITS	NOTES
••••	Random Read or Write Cycle Time	220		260		ns	
toward	Read-Write Cycle Time	240		285	·	ns	
1RVVC.	Read-Modify-Write Cycle Time	260		310		ns	
LIRMW	Page Mode Cycle Time	120		1/15		ne	
	Page Mode Read-Write Cycle Time	140		170		ns	
toputu	Page Mode Read-Modify Write Cycle Time	140		195		ne	
	Access Time from BAS	-	120		150	ne	8 10
trac	Access Time from CAS	-	60		75	ns	9 10
torr	Output Buffer Turn-Off Delay	0	35	0	40	ns	11
+-	Transition Time (Bise and Fall)	3	50	3	50	ns	6
100	BAS Precharge Time	90		100		05	
toac	BAS Pulse Width	120	10,000	150	10,000		
tocu	BAS Hold Time	60		75		ns	
toou	CAS Hold Time	120	·	150		ns	
teac	CAS Pulse Width	60	10,000	75	10,000	ns	
tech	BAS to CAS Delay Time	25	60	25	75	ns	13
topp	CAS to BAS Precharge Time	10		10		ns	
topu	CAS Precharge Time	25		25		ne	
	CAS Precharge Time (for Page Mode	20		20			
tcp	Cycle Only)	50	-	60	-	ns	
tasr	Row Address Set-Up Time	0	-	0		ns	
t RAH	Row Address Hold Time	15	-	15		ns	
tasc	Column Address Set-Up Time	0	_	0		ns	
tcah 🛛	Column Address Hold Time	25	<u> </u>	30		ns	
	Column Address Hold Time	05		100			
L AR	Reference to RAS	95	-	120		ns	
trics	Read Command Set-Up Time	0	—	0		ns	
	Read Command Hold Time			0			10
TRCH	Reference to CAS			0		ns	12
	Read Command Hold Time						
t rrh	Reference to RAS	15	_	20		ns	12
twcн	Write Command Hold Time	35		45	-	ns	
	Write Command Hold Time						
twcr	Beference to BAS	95	-	120	—	ns	
twp	Write Command Pulse Width	35		45	_	ns	
tawi	Write Command to RAS Lead Time	35		45		ns	
towi	Write Command to CAS Lead Time	35		45	_	ns	
tos	Data-In Set-Up Time	0	_	0		ns	14
ton	Data-In Hold Time	35	-	45		ns	14
	Data-In Hold Time						
t DHR	Reference to RAS	95		120		ns	
t RFF	Refresh Period		4	_	4	ms	
twcs	Write Command Set-Up Time	-10		-10	-	ns	15
tcwp	CAS to WRITE Delay	40	_	50	_	ns	15
trwD	RAS to WRITE Delay	100	-	125	· _	ns	15

— A-5 —

CAPACITANCE

$(V_{CC} = 5V \pm 10\%, f = 1MHz, Ta = 0 \sim 70^{\circ}C)$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
C _{I1}	Input Capacitance ($A_0 \sim A_8$, D_{IN})		5	pF
C ₁₂	Input Capacitance (RAS, CAS, WRITE)	-	7	pF
Сo	Output Capacitance (D _{OUT})		7	pF

NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to VSS.
- 3. ICC1, ICC3, ICC4 depend on cycle rate.
- 4. ICC1, ICC4 depend on output loading. Specified values are obtained with the output open.
- 5. An initial pause of 200µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- 6. AC measurements assume $t_T = 5$ ns.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 8. Assumes that $t_{RCD} \leq t_{RCD}$ (max.). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown,
- 9. Assumes that $t_{RCD} \ge t_{RCD}$ (max.)
- 10. Measured with a load equivalent to 2 TTL loads and 100pF.
- 11. t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 13. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- 14. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in read-write or readmodify write cycles.
- 15. t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If t_{CWD} ≥ t_{CWD} (min.) and t_{RWD} ≥ t_{RWD} (min.), the cycle is a read-write cycle or read-modify-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

TIMING WAVEFORMS













— A-8 —

PAGE MODE READ-WRITE/READ-MODIFY-WRITE CYCLE



- A-9 -

APPLICATION INFORMATION

ADDRESSING

The 18 address bits required to decode 1 of the 262,144 cell locations within the TMM41256P/T are multiplexed onto the 9 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe (\overline{RAS}), latches the 9 row address bits into the chip. The second clock, the Column Address Strobe (\overline{CAS}), subsequently latches the 9 column address bits into the chip. Each of these signals, \overline{RAS} and \overline{CAS} , triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and \overline{CAS} while \overline{RAS} is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the DIN is strobed by CAS and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, DIN is referenced to WRITE in the timing diagrams depicting the read-write and page mode write cycles while the "early write" cycle diagram shows DIN referenced to CAS).

Data is retrieved from the memory in a read

cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the TMM41256P/T is the high impedance (open circuit) state. This is to say, anytime CAS is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until CAS is taken back to the inactive (high level) condition.

PAGE MODE

The "Page-Mode" feature of the TMM41256P/T allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Page Mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 256 row address (Ao ~ A7) within each 4 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this funciton is most easily accomplished with "RAS - only" cycles, RAS only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the l_{CC3} specification.

HIDDEN REFRESH

An optional feature of the TMM41256P/T is that refresh cycles may be performed while maintaining valid data at the output pin. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding CAS at V_{IL} and taking RAS high and after a specified precharge period (t_{RP}), executing a "RAS - only" refresh cycle, but with CAS held low

OUTLINE DRAWINGS

Plastic DIP

Unit in mm



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 16 leads. All dimensions are in millimeters.



Note : Each lead pitch is 1.27mm.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without noitce, to change said circuitry.

© May, 1986 Toshiba Corporation