SOLID STATE PRODUCTS

PRELIMINARY DATA

DESCRIPTION

The HCTR 0320 is a CMOS LSI programmable divide by N counter with a phase/frequency detector for frequency synthesis or phase locked loop (PPL) applications. A minimum PPL system can be made using the HCTR 0320, a reference oscillator and divider, low pass filter, and voltage controlled oscillator (VCO). More complex systems may use mixers, frequency multipliers, or a dual modulus prescalar. Most system designs constrain the VCO to oscillate at N times the divided reference oscillator frequency (f_{REF}) so changing N by ΔN changes the VCO frequency by the product (ΔN) \bullet (f_{REF}). Thus multiple VCO frequencies can be generated from only one reference oscillator crystal by varying N. This method results in VCO frequencies which have the same fractional error as the reference crystal oscillator frequency.

FEATURES

- High Frequency Operation (10 MHz)
- Low Power CMOS
- On Chip Phase/Frequency Detector
- BCD and/or Binary Inputs for N
- On Chip Adder to Provide Offset
- N Programmable from 3 to 1023
- VCO Signal Preconditioning
- Output from ÷ N Counter is Provided
- Polarity Control on VCO Correction Signal

BCD 2 =	1.	28 BINARY 8
BCD 4	2	27 BINARY 4
BCD 8 💳	3	26 BINARY 2
Ground(—)	4	25 D BCD 80
BINARY 16	5	24 BCD 40
BINARY 32 🗀	6	23 BCD 10
BINARY 64 🗔	7	22 - BCD 20
BCD 100	8	21 POLARITY
BCD 800	9	20 VCO CORRECTION
BCD 200	10	19 🗀 V _{DD} (+)
BINARY 1	11	18 free
BCD 1	12	17 NO CONNECTION
BCD 400 ===	13	16 f _{vco} (slow)
f _{∨co} ÷ N ⊏	14	15 f _{vco} (fast)

ABSOLUTE MAXIMUM RATINGS	SYM.	VALUE	UNIT	
DC Supply Voltage	V _{DD}	+15 to -0.3	Vdc	
Input Voltage, All Inputs	V _{in}	V _{DD} to -0.5	Vdc	
DC Current Drain Per Pin, All Inputs*	ı	10	mAdc	
DC Current Drain Per Pin, All Outputs*	ı	20	mAdc	
Operating Temperature Range	T _A	–40 to 85 ⁰ C	°С	
Storage Temperature Range	T _{stg}	-65 to +150	°c	
Power Dissipation	Pd	600 (plastic pkg) 700 (ceramic pkg)	mW	

^{*}Protection diodes forward biased


EXPLANATION OF BLOCK DIAGRAM

Adder/Decoder — This block adds a three digit BCD number (NBCD) to a 7 bit binary number (NBIN) to provide a sum equal to the division integer (N). Each decade of BCD inputs is restricted to valid BCD numbers, zero through nine. Positive logic is used.

Programmable Divider—This circuit utilizes a continuously recycling presettable down counter to output a waveform of frequency fyCO/N at a duty cycle of 1/N. fyCO (fast) is the only TTL compatible input and should be used when fast rise and fall times are available and/or maximum speed is required. For input signals with slow rise and fall times such as sine waves, the fyCO (slow) input provides signal preconditioning through a Schmitt Trigger in order to obtain proper rising and falling edges for the digital circuitry. However, the additional circuitry does restrict the maximum operating frequency. The unused fyCO input must be connected to VDD (+). Either fyCO input will accept low frequencies. However, in order to obtain high operating frequencies, dynamic circuitry is used and thus the minimum guaranteed fyCO input frequency is 5KHz.

Phase/Frequency Detector—This block compares the divider output (fVCO/N) with an external reference frequency (fREF) and generates a correction signal. When the VCO correction output goes from the floating state (NMOS and PMOS switches-off) to VDD (+) or GND (—), the indication is that the leading edges of the two input signals do not occur simultaneously. The leading edge of one signal triggers the correction pulse and the leading edge of the other signal resets the output to the floating state (Refer to Timing Diagram). Therefore, the width of the correction pulse is proportional to the time difference between the leading edges. As the two signals approach equal frequency and phase, the width of the pulse becomes narrower and narrower and the two signals are in "lock." The Polarity input should be tied to VDD (+) if the VCO correction output voltage should decrease to cause an increase in the VCO frequency.

CMOS DIGITAL FREQUENCY SYNTHESIZER BLOCK DIAGRAM




ELECTRICAL SPECIFICATIONS


ELECTRICAL SPECIFICATIONS - Unless otherwise specified T = -40^{o} C to 85^{o} C V_{DD} tolerance = $\pm 5\%$

D.C. CHARAC	TERISTICS		SYMBOL	CONDITIONS		MIN	MAX	UNITS
Supply Voltage			V _{DD}			4.5	13	V
Input Levels BCD and Binary Switches		"1"	v _{IH}		5 10	3.5 7.0	5 10	V
		0	VIL		5 10	0	0.8 1.5	V
f _{VCO} (Fast)		"1"	v _{IH}		5 10	3.5 7	5 10	V
		"0"	VIL		5 10	0 0	0.4 1.0	V
VCO (SIGNA) REF		"1"	v _{IH}		5 10	4.5 9	5 10	V
		0.,	VIL		5 10	0	0.5 1.0	V
Input Leakage Current (except BCD and Binary inputs)		16	To either V _{DD} or GND	5 10		1 2	μΑ μΑ	
Input Capacitance			CL	(Typical)			5	pf
Output Impedance, f _{VCO} /N and VCO Correction		Ron	Within 1 Volt of supply	5 10	_	500 360	Ω	
	-		Roff			5		М
A.C. CHARAC Supply Current	TERISTICS		I _{DD}	fVCO = 1 MHz N = 100	5 10		0.5 1.0	mA mA
Inputs fVCO (Fast) Frequency pulse width		•	Fvco		5 10	.005 .010	5 10	MHz MHz
		PW _H PW _L	50% to 50%	5 10	.10 .045	100 50	μs μs	
	Rise & fall time		t _r , t _f	10% to 90%	5 10	-	100 50	ris ns
f _{VCO} (Slow) Frequency	Frequency		fvco		5 10	.005 .010	2.5 5	MHz MHz
	Pulse width		PW _H , PW _L	50% to 50%	5 10	.200 .100	100 50	ħε
Ē	Rise & fall time		t _e , t _f	10% to 90%	5 10	No Limit		
HEF	Pulse width		PW _H , PW _L	50% to 50%	5 10	300 150	_	ns ns
	Rise & fall time		t _r , t _f	10% to 90%	5 10		1 1	µs µs
Outputs f _{VCO} (Slow) to f _{VCO} /N propagation delay, falling edge to rising edge falling edge to falling edge		t _{pH}	50% to 50% C _L = 10 pf 50% to 50%	5 10 5	- - -	600 250 530	ns ns	
		t _{pL}	C _L = 10 pf	10		250	ns	
f _{VCO} (Fast) to F _{VCO} /N propagation delay, falling edge to rising edge		ge	[‡] pH	50% to 50% C _L = 10 pf	10 5	-	250 175 250	ns ns
talling	edge to falling ed	age	t _p L	50% to 50% C _L = 10 pf	5 10	_	175	ns ns


TYPICAL DIGITAL FREQUENCY SYNTHESIZER APPLICATION



149



TIMING DIAGRAM OF PHASE FREQUENCY DETECTOR



NOTES: 1. ONLY POSITIVE TRANSITIONS OF FREE AND FVCO ARE SHOWN. CIRCUIT OPERATION IS IDEPENDENT OF DUTY CYCLES

2. POLARITY SENSE IS TIED TO VIDO

APPLICATION NOTES

The Adder/Decoder, with its BCD and Binary inputs, presents a variety of application opportunities. In some cases it may be desired to input N from three BCD coded thumb wheel switches, in which case the BCD inputs are well suited. If toggle switches are used to set N, then the Binary inputs may be better suited. All unused binary and BCD inputs must be connected to a logic O (ground). In some radio transceiver applications it is desirable to offset the transmit and receive frequencies. In these applications, the channel can be set with the BCD inputs and the offset between the transmit and receive frequencies controlled with the Binary inputs (or vice-versa).

Values of 0-999/0-127 can be input on the BCD/Binary lines. However, the maximum N is 1023 and the minimum is 3.

The VCO correction output is a 3 state output which is high, low or floating. When "lock" is achieved, both the NMOS and PMOS output switches are turned off except for very narrow pulses and the output mostly "floats." An integrator and/or low pass filter is required to "smooth out" the pulses and maintain the voltage to the VCO, thus keeping the frequency

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

HUGHES

Represented By.

Solid State Products

00 Superior Avenue, Newport Beach, CA 92663.

Temphone (800) 854-3515 or (714) 759-2942 TWX 910-596-1374

Surope Hughes Microelectronics Ltd.

Clive House, 12, 18 Queens Road, Weybridge, Surrey KT 139XD, England

Telephone 932-47262 Telex 929727

Printed in U.S.A. 1.81

150