MOS LSI

DECEMBER 1979-REVISED MAY 1982

- 1024 X 8 Organization
- All Inputs and Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Performance Ranges:

Max Access	Min Cycle
350 ns	350 ns
450 ns	450 ns
450 ns	450 ns
	Max Access 350 ns 450 ns 450 ns

- 3-State Outputs for OR-Ties
- N-Channel Silicon-Gate Technology
- 8-Bit Output for Use in Microprocessor-Based Systems
- Low Power on TMS 27L08-45 . . . 245 mW (Typ)
- 10% Power Supply Tolerance (TMS 27L08-45 Only)
- Plug-Compatible Pin-Outs Allowing Interchangeability/Upgrade to 16K With Minimum Board Change



description

The TMS 2708-35, TMS 2708-45, and TMS 27L08-45 JL are ultra-violet light-erasable, electrically programmable read only memories. They have 8,192 bits organized as 1024 words of 8-bit length. The devices are fabricated using N-channel silicon-gate technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 74 or 74LS TTL circuit without external resistors. The TMS 27L08 guarantees 200 mV dc noise immunity in the high state and 250 mV in the low state. The data outputs for the TMS 2708-35, TMS 2708-45, and TMS 27L08-45 are three-state for OR-tying multiple devices on a common bus.

These EPROMs are designed for high-density fixed-memory applications where fast turn arounds and/or program changes are required. They are supplied in a 24-pin dual-in-line ceramic cerdip (JL suffix) package designed for insertion in mounting-hole rows on 600-mil (15.2 mm) centers. They are designed for operation from 0°C to 70°C.

operation (read mode)

address (A0-A9)

The address-valid interval determines the device cycle time. The 10-bit positive-logic address is decoded on-chip to select one of the 1024 words of 8-bit length in the memory array. A0 is the least-significant bit and A9 is the most-significant bit of the word address.

chip select, program enable [CS (PE)]

When the chip select is low, all eight outputs are enabled and the eight-bit addressed word can be read. When the chip select is high, all eight outputs are in a high-impedance state.

data out (Q1-Q8)

The chip must be selected before the eight-bit output word can be read. Data will remain valid until the address is changed or the chip is deselected. When deselected, the three-state outputs are in a high-impedance state. The outputs will drive TTL circuits without external components.

program

The program pin must be held below VCC in the read mode.

operation (program mode)

erase

Before programming, the TMS 2708-35, TMS 2708-45, or TMS 27L08-45 is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (= UV intensity × exposure time) is fifteen watt-seconds per square centimeter. Thus, a typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in a minimum of 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state.

programming

Programming consists of successively depositing a small amount of charge to a selected memory cell that is to be changed from the erased high state to the low state. A low can be changed to a high only by erasure. Programming is normally accomplished on a PROM or EPROM Programmer, an example of which is TI's Universal PROM Programming Module in conjunction with the 990 prototyping system. Programming must be done at room temperature (25°C) only.

to start programming (see program cycle timing diagram)

First bring the \overline{CS} (PE) pin to +12 V to disable the outputs and convert them to inputs. This pin is held high for the duration of the programming sequence. The first word to be programmed is addressed (it is customary to begin with the "0" address) and the data to be stored is placed on the Q1-Q8 program inputs. Then a +25 V program pulse is applied to the program pin. After 0.1 to 1.0 milliseconds the program pin is brought back to 0 V. After at least one microsecond the word address is sequentially changed to the next location, the new data is set up and the program pulse is applied.

Programming continues in this manner until all words have been programmed. This constitutes one of N program loops. The entire sequence is then repeated N times with N x $t_W(PR) \ge 100$ ms. Thus, if $t_W(PR) = 1$ ms; then N = 100, the minimum number of program loops required to program the EPROM.

to stop programming

After cycling through the N program loops, the last program pulse is brought to 0 V, then Program Enable [\overline{CS} (PE)] is brought to V_{1L} which takes the device out of the program mode. The data supplied by the programmer must be removed before the address is changed since the program inputs are now data outputs and change of address could cause a voltage conflict on the output buffer. Q1-Q8 outputs are invalid up to 10 microseconds after the program enable pin is brought from V₁H(PE) to V₁L.

logic symbol[†]



[†] This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 289.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)*

Supply voltage, V _{CC} (see Note 1)	-0.3 to $15V$
Supply voltage, VDD (see Note 1)	-0.3 to 20 V
Supply voltage, VSS (see note 1)	– 0.3 to 15 V
All input voltage (except program) (see Note 1)	-0.3 to 20 V
Program input (see Note 1)	-0.3 to 35 V
Output voltage (operating, with respect to VSS)	– 2 to 7V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	5°C to 125°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, VBB (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to VSS.

* Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

TEXAS INSTRUMENTS

INCORPORATED

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

recommended operating conditions

PARAMETER		TMS2708-35, TMS2708-45			TMS27L08-45		
		NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VBB	-4.75	-5	-5.25	-4.5	-5	-5.5	V
Supply voltage, V _{CC}	4.75	5	5.25	4.5	5	5.5	V
Supply voltage, V _{DD}	11.4	12	12.6	10.8	12	13.2	V
Supply voltage, VSS		0			0		V
High-level input voltage, VIH	24		Veo+1	22		Voo+1	v
(except program and program enable)	2.4		VCC+1	2.2		VCC+I	ľ
High-level program enable input voltage, VIH(PE)	11.4	12	12.6	10.8	12	13.2	V
High-level program input voltage, VIH(PR)	25	26	27	25	26	27	V
Low-level input voltage, VIL (except program)	VSS		0.65	VSS		0.65	V
Low-level program input voltage, VIL(PR)	Vee		1	Vee		1	V
Note: $V_{IL(PR)}$ max $\leq V_{IH(PR)} - 25 V$	VSS						
High-level program pulse input current (sink), IIH(PR)			40			40	mA
Low-level program pusle input current (source), IL(PR)			3			3	mA
Operating free-air temperature, T _A	0		70	0		70	°C

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

			TM	S 2708	-35,													
PARAMETER		TEST CONDITIONS		IMS 2708-45		TMS 27L08-4		3-45	UNIT									
			MIN	TYP	MAX	MIN	TYP	MAX										
Valu	High level output voltage	$I_{OH} = -100 \mu A$	3.7			3.7												
∙он	high-level output voltage	$I_{OH} = -1 \text{ mA}$	2.4			2.4			1 ×									
VOL	Low-level output voltage	I _{OL} = 1.6 mA			0.45			0.40	V									
4	Input current (leakage)	$V_{\rm I} = 0 V \text{ to } 5.25 V$		1	10		1	10	μA									
1-	Output current (leakage)	$\overline{CS}(PE) = 5 V,$			4.0													
0		$V_0 = 0.4 V \text{ to } 5.25 V$		1	1	'	1	1	1	1	1		1	1	10		1	10
IBB	Supply current from VBB	All inputs high,		30	45		9	18	mA									
^I CC	Supply current from VCC	$\overline{CS}(PE) = 5 V,$		6	10		.9	6	mA									
1		T _A = 0°C	50	50		05												
ססי	Supply current from VDD	(worst case)			50	65		20	34	mA								
		$T_A = 70 ^{\circ}C$			800			350										
PD(AV)	Power Dissipation	$T_A = 0 \circ C$ $CS = 0V$					245	475	mW									
		$T_A = 0$ °C $CS = +5$ V					290	580]									

[†]All typical values are at $T_A = 25 \,^{\circ}C$ and nominal voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER	TYPt	MAX	UNIT
Ci Input capacitance	4	6	pF
C ₀ Output capacitance	8	12	pF

†All typical values are at $T_{\mbox{\scriptsize A}}=25^\circ\mbox{C}$ and nominal voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	TMS2	708-35	TMS TMS	UNIT	
			MIN	MAX	MIN	MAX]
ta(ad)	Access time from address			300		450	ns
ta(CS)	Access time from CS	C _L = 100 pF		120		120	ns
t _{v(A)}	Output data valid after address change	1 Series 74 TTL load	0		0		ns
tdis	Output disable time [†]	t _{f(CS)} , t _{f(ad)} = 20 ns	0	120	0	120	ns
^t c(rd)	Read cycle time		300		450		ns

[†] Value calculated from 0.5 volt delta to measured output level.

T_A = 25 °C program characteristics over recommended supply voltage range

	PARAMETER	MIN	MAX	UNIT
^t w(PR)	Pulse width, program pulse	0.1	1	ms
ЧŢ	Transition times (except program pulse)		20	ns
tT(PR)	Transition times, program pulse	50	2000	ns
^t su(ad)	Address setup time	10		μs
^t su(da)	Data setup time	10		μs
^t su(PE)	Program enable setup time	10		μs
^t h(ad)	Address hold time	1000		ns
^t h(ad,da R)	Address hold time after program input data stopped	0		ns
^t h(da)	Data hold time	1000		ns
^t h(PE)	Program enable hold time	500		ns
^t CL,adX	Delay time, CS(PE) low to address change	0		ns

PARAMETER MEASUREMENT INFORMATION



FIGURE 1 - TYPICAL OUTPUT LOAD CIRCUIT

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265



program cycle timing



* \overline{CS} (PE) is at +12 V through N program loops where N \ge 100 ms/tw (PR).

NOTE: Q1-Q8 outputs are invalid up to 10 μ sec after programming [CS(PE) goes low].

All timing reference points in this data sheet (inputs and outputs) are 90% points.



TYPICAL TMS 27L08-45 CHARACTERISTICS



Texas Instruments

INCORPORATED

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265